ESD protection devices comprising polysilicon resistor, Vcc and Vss connected diodes with different sizes of PN junction area were fabricated on CMOS test chip and underwent ESD stress. The result of testing shows that larger PN junction area will subject the polysilicon resistor to bear more energy fiom ESD stress and end up with more failures. The relationship between stressing energy and junction area is hereby derived. Different failing modes for positive and negative ESD pulses are also identified. By comparing our own design with those of commercials, a safe length of contacting parameter at AI-Polysilicon contact capable of handling the discharging current is identified to be more than 9 0~.
I Introduction
A test chip (RASRAM) was fabricated by 1.2pm N-well process as shown in Fig. 1 . Some of the test structures were designed to evaluate the effect of PN junction area on the performance of ESD protection device consisting of polysilicon resistor, Vcc-connected and Vss-connected diodes as shown in Fig.2 [l] . In contrary to the conventional thinking that large PN junction area will carry and tolerate more discharging current, thus offering larger ESD threshold voltage, the device actually performed in the opposite manner. With larger PN junction area, the internal node (node A in Fig. 2 ) will absorb most of the discharging energy during the initial ESD surge. The polysilicon resistor will then dissipate more energy from high voltage stressing and generate more joule heating , thus more liable to burning. Table 1 .
In this test chip, three different sizes of junction area are incorporated. Four pieces of the RASRAM test chip were subjected to HBM ESD stress. The evidence of damages at turning corners of the polysilicon resistor due to positive ESD stress and the initial metal-to-polysilicon contact hole due to negative ESD stress are produced. Statistical data for the failure voltage of input pins in different testing conditions are cited in this paper. A simple relationship between stressing energy and PN junction area is also derived. The appropriate perimeter length of the initial contact hole capable of carrying nominal ESD discharging current is obtained by comparing our own design with two other standard commercial parts.
I1 Description of Test Chip
The RASRAM test chip was designed and fabricated by 1.2 pm CMOS N-well process supported by Orbit Semiconductor. The test chip was designed for testing different sensing schemes for CMOS SRAM. The ESD protection circuit consisting of a polysilicon resistor and a pair of protection diodes is incorporated at every input pin. In total there are 19 input pins with three different sizes of protection diodes. The
I11 ESD Testing
Four pieces of the RASRAM test chip were subjected to HBM ESD stress. The test is according to MIL-STD-883C Notice 8 Method 3015.7. The pin-under-test was subjected to repetitive pulses (three pulses) at the same voltage supplied by IMCS 700 ESD simulator. Measurements were made on HP4 145A semiconductor parameter analyzer. The interval between pulses was set at one second. ESD threshold voltage level and leakage current were recorded at every incremental step for each input and output pin. This procedure continued until either failure occurred or the test equipment maximum voltage was reached. Four pieces of the RASRAM test chip were subjected to ESD stress. The test was conducted as follows:
Two pieces stressed with all unused pins grounded. One piece stressed with respect to ground pin. One piece stressed with respect to Vcc pin.
A summary of the failure voltage of input pins for different testing conditions is shown in Table 2 . It is seen that the polysilicon resistor and initial contact hole for input with larger protection diodes (medium and large junction area) generally failed at lower ESD voltage.
From the results illustrated in Fig. 3 and Fig.4 , we found that with positive ESD pulses, the main cause of failure is due to the burning of polysilicon resistor, especially at the turning corners. This accounts for 33 out of 39 failures on burnt polysilicon resistor. Whereas, when the device is zapped with negative ESD pulses, the
IV Discussions
The dependence of the failing mode of protection devices (shown in Fig.3 & Fig.4) on the polarity of ESD pulses can be explained as follows:
When positive ESD pulses are applied to the input pins, electrons will rush out from the polysilicon resistor to the bonding pad. At the turning corners of the polysilicon resistor, the electric field is unduly high, ending with high current density, thus failures caused by positive ESD pulses tend to concentrate on the sharp Fig. 3 Polysilicon resistor with burnt corner. main cause of failure is due to the burning of metal-to-polysilicon contact hole nearby the bonding pad. This accounts for 34 out of 41 failures located at the contact regions.
To identi@ the safe size (or perimeter length) of the initial contact hole, a comparison was made among 74HCT00 (fast CMOS logic element), HM6264LP (64K CMOS SRAM) and the RASRAM test chip. The result is summarized in Table 3 . We found that the contact-hole size used in the RASRAM test chip is considerably smaller than the established commercial parts.
corners of polysilicon resistor. With negative ESD pulses applied at the bonding pad, unusually large amount of electrons are driven from bonding pad to the polysilicon resistor through the metal-to-polysilicon contact hole. Since the current is generally understood to flow via the perimeter, undersized contact hole (or perimeter) on the RASRAM test chip is responsible for the failure. With reference to Table 3 , the effective contact hole perimeter on the RASRAM test chip (33.30pm) is less than one half of that commercial standard part. A safe length of contact perimeter should be no less than 90pm. Length of lOOpm is even better.
The qualitative explanation for the trend of lower ESD threshold voltage is associated with larger junction area can be reasoned as follows:
For a given input ESD voltage, the voltage at node A in Fig.2 will rise slower if the junction area is larger in association with larger junction capacitance. This will subject the polysilicon resistor and related metal-to-polysilicon contact to bear more high voltage stressing. The protection device is therefore more liable to damage with larger junction diodes.
The qualitative picture can be obtained by considering the case when ESD occurs with the device connected to Vcc. We assume a positive device connected to Vcc. We assume a positive ESD pulse is passing through the protection circuit in Fig.2 . Initially the voltage of node A is less than (VCC+VF) with VF being the offset voltage of diodes. The two protection diodes are off and can be regarded as two capacitors Ci and C2 until VA= VCC+VF. We name this period as period I. After VA= VCC+VF, Di turns on and drains the ESD current through the polysilicon resistor to Vcc, diode D1 is then represented by its forward dynamic resistance r. We name this period as period 11. Assuming the ESD voltage waveform as step function, The charge introduced by ESD in period I (1,) is:
The energy (E) introduced by ESD in this period is:
The bulk of the energy E will be dissipated in the polysilicon resistor and the related contact hole.
It is in this period that larger value of Ci and C2 will incur more damage to polysilicon resistor path.
During period I1 (t,,):
V Conclusion
By analyzing the measured results of input protection devices on the RASRAM test chip, we found that positive ESD pulses tend to damage the turning corners of polysilicon resistor due to the out-rushing of electrons from polysilicon to the bonding pad. Whereas negative ESD pulses tend to incur burning at the contact hole nearest to the bonding pad, as electrons are driven from the metal pad through contact hole to the polysilicon resistor. Enlarging the junction area of protection diodes will lower the ESD threshold voltage as more ESD energy sunk into the polysilicon resistor and related contact hole. To withstand nominal ESD current, we conclude that the perimeter of first contact hole adjacent to the loading pad should be 90pm or more.
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